недоступно на русском языке
The electronic version of this International Standard can be downloaded from the ISO/IEC Information Technology Task Force (ITTF) web site

Тезис

 Preview

The RapidIO architecture was developed to address the need for a high-performance low pin count packet-switched system level interconnect to be used in a variety of applications as an open standard. The architecture is targeted toward networking, telecom, and high performance embedded applications. It is intended primarily as an intra-system interface, allowing chip-to-chip and board-toboard communications at Gigabyte per second performance levels. It provides a rich variety of features including high data bandwidth, low-latency capability and support for high-performance I/O devices, as well as providing globally shared memory, message passing, and software managed programming models.


Общая информация 

  • Текущий статус
     : Опубликовано
    Дата публикации
     : 2004-12
  • Версия
     : 1
  • Технический комитет
     : ISO/IEC JTC 1/SC 25 Interconnection of information technology equipment
  • ICS
     :
    35.100.30 Network layer

Приобрести данный стандарт

Формат Язык
PDF на CD
  • CHF208

Жизненный цикл

Появились вопросы?

Ознакомьтесь с FAQ

Работа с клиентами
+41 22 749 08 88

Часы работы:
Понедельник – пятница: 09:00-12:00, 14:00-17:00 (UTC+1)

  2. Интернет-магазин
  3. Каталог стандартов
  4. ТК
  5. ISO/IEC JTC 1/SC 25
  6. ISO/IEC 18372:2004